 |
|
| If you can't view the Datasheet, Please click here to try to view without PDF Reader . |
|
|
|
| If you can't view the Datasheet, Please click here to try to view without PDF Reader . |
|
|
| Datasheet File OCR Text: |
| Integrated Video Filter with Selectable Cutoff Frequencies for GBR, HD/SD Y, C, and CV ADA4410-6 FEATURES Sixth-order filters with selectable cutoff frequencies 36 MHz, 18 MHz, 9 MHz Many video standards supported GBR/YPbPr/YUV/SD/YC/CV Ideal for resolutions up to 1080i -1 dB bandwidth of 30 MHz for HD 2:1 multiplexers on all inputs Selectable gain: x2 or x4 Output dc adjust Excellent video specifications NTSC differential gain: 0.11% NTSC differential phase: 0.25 Low input bias current: 6.6 A Wide supply range: +4.5 V to 5 V Rail-to-rail output Disable feature Y1/G1 IN Y2/G2 IN FUNCTIONAL BLOCK DIAGRAM x2 x4 36MHz, 18MHz, 9MHz Y/G OUT Pb1/B1 IN Pb2/B2 IN 36MHz, 18MHz, 9MHz x2 x4 Pb/B OUT Pr1/R1 IN Pr2/R2 IN 36MHz, 18MHz, 9MHz x2 x4 Pr/R OUT HD INPUT SELECT LEVEL2 LEVEL1 CUTOFF SELECT GAIN SELECT 2 DC OFFSET ADA4410-6 APPLICATIONS Set-top boxes DVD players and recorders HDTV Y1 IN Y2 IN 9MHz x2 x4 Y OUT x2 CV OUT GENERAL DESCRIPTION C1 IN The ADA4410-6 is a comprehensive integrated filtering solution that is carefully designed to give designers the flexibility to easily filter and drive many types of video signals, including high definition video. In the GBR/component channels, the cutoff frequencies of the sixth-order filters can be selected by two logic pins to obtain four filter combinations that are tuned for GBR, high definition, and standard definition video. Cutoff frequencies range from 36 MHz to 9 MHz. The ADA4410-6 also provides filtering for the legacy standard S-video and composite video signals. With a differential gain of 0.11% and a differential phase of 0.25, the ADA4410-6 is an excellent choice for any composite video (CV) application. The ADA441-6 offers gain and output offset voltage adjustments. The gain of the part can be x2 or x4, and the output offset voltage is continuously adjustable up to 2 V by applying a differential voltage to an independent offset control input. The ADA4410-6 offers 2:1 multiplexers on its inputs that can be used in applications where multiple sources of video exist. Rev. 0 Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners. C2 IN x2 x4 9MHz C OUT SD INPUT SELECT DISABLE Figure 1. The ADA4410-6 can operate on a single +5 V supply as well as 5 V supplies. Single-supply operation is ideal for applications where power consumption is critical. A disable feature allows for further power conservation. Dual-supply operation is for applications where the negativegoing excursions of the signal must swing at or below ground while maintaining excellent video performance. The output buffers have the ability to drive two 75 terminated loads that are either dc- or ac-coupled. The ADA4410-6 is available in a 32-lead LFCSP and operates in the commercial temperature range of -40C to +85C. One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A. Tel: 781.329.4700 www.analog.com Fax: 781.326.8703 (c) 2005 Analog Devices, Inc. All rights reserved. 05265-001 ADA4410-6 TABLE OF CONTENTS Specifications..................................................................................... 3 Absolute Maximum Ratings............................................................ 7 Thermal Resistance ...................................................................... 7 ESD Caution.................................................................................. 7 Pin Configuration and Function Descriptions............................. 8 Typical Performance Characteristics ............................................. 9 Theory of Operation ...................................................................... 12 Applications..................................................................................... 13 Overview...................................................................................... 13 Multiplexer Select Inputs........................................................... 13 Gain Select................................................................................... 13 Disable ......................................................................................... 13 Cutoff Frequency Selection....................................................... 13 Output DC Offset Control ........................................................ 13 Input and Output Coupling ...................................................... 14 Printed Circuit Board Layout ................................................... 14 Video Encoder Reconstruction Filter...................................... 15 Outline Dimensions ....................................................................... 16 Ordering Guide .......................................................................... 16 REVISION HISTORY 1/05--Revision 0: Initial Version Rev. 0 | Page 2 of 16 ADA4410-6 SPECIFICATIONS VS = 5 V, @ TA = 25C, VO = 1.4 V p-p, G = x2, RL = 150 , unless otherwise noted. Table 1. Parameter OVERALL PERFORMANCE Offset Error Offset Adjust Range (see the Output DC Offset Control section) Input Voltage Range, All Inputs Output Voltage Range, All Outputs Linear Output Current per Channel Integrated Voltage Noise, Referred to Input Filter Input Bias Current Total Harmonic Distortion at 1 MHz GBR/YPbPr CHANNEL DYNAMIC PERFORMANCE -1 dB Bandwidth Test Conditions/Comments Input referred, all channels except CV Input referred, CV Input Referred VS- - 0.1 VS+ - 0.5 VS- + 0.4 Min Typ 10 12 500 Max 34 44 Unit mV mV mV V V V mA Vrms A % MHz MHz MHz MHz MHz MHz dB dB dB ns ns ns ns MHz MHz dB ns ns dB dB % Degrees 0.8 2.0 7 VS+ - 0.5 100 130 12 100 9.5 V V A V ns ns A dB VS+ - 2.0 VS+ - 0.25 VS- + 0.12 30 500 6.6 0.01/0.07 30 15 8 36 18 9 -32 -68 86 20 8 15 26 8 9 -54 70 26 -72 77 0.09 0.37 IO = 15 mA, positive swing IO = 15 mA, negative swing All channels except CV All channels fC = 36 MHz, fC = 18 MHz/fC = 9 MHz Cutoff frequency select = 36 MHz Cutoff frequency select = 18 MHz Cutoff frequency select = 9 MHz Cutoff frequency select = 36 MHz Cutoff frequency select = 18 MHz Cutoff frequency select = 9 MHz f = 75 MHz f = 5 MHz, fC = 36 MHz f = 1 MHz, RSOURCE = 300 f = 16 MHz, fC = 36 MHz Cutoff frequency select = 36 MHz Cutoff frequency select = 18 MHz Cutoff frequency select = 9 MHz 9.5 -3 dB Bandwidth Out-of-Band Rejection Crosstalk Input MUX Isolation Propagation Delay Group Delay Variation 34 16 8 -27 Y/C SD CHANNEL DYNAMIC PERFORMANCE -1 dB Bandwidth -3 dB Bandwidth Out-of-Band Rejection Propagation Delay Group Delay Variation Crosstalk Input MUX Isolation Y/C, CV OUTPUT VIDEO PERFORMANCE Differential Gain Differential Phase CONTROL INPUT PERFORMANCE Input Logic 0 Voltage Input Logic 1 Voltage Input Bias Current DISABLE PERFORMANCE DISABLE Assert Voltage DISABLE Assert Time DISABLE De-Assert Time DISABLE Input Bias Current Input-to-Output Isolation--Disabled 8 f = 27 MHz f = 1 MHz f = 1 MHz f = 1 MHz, RSOURCE = 75 NTSC NTSC All inputs except DISABLE All inputs except DISABLE All inputs except DISABLE 20 Rev. 0 | Page 3 of 16 ADA4410-6 Parameter POWER SUPPLY Operating Range Quiescent Current Quiescent Current--Disabled PSRR, Positive Supply PSRR, Negative Supply Test Conditions/Comments Min 4.5 81 15 72 66 62 56 Typ Max 12 92 150 Unit V mA A dB dB dB dB All channels except CV CV channel All channels except CV CV channel 60 54 55 49 Rev. 0 | Page 4 of 16 ADA4410-6 VS = 5 V, @ TA = 25C, VO = 1.4 V p-p, G = x2, RL = 150 , unless otherwise noted. Table 2. Parameter OVERALL PERFORMANCE Offset Error Offset Adjust Range (see the Output DC Offset Control section) Input Voltage Range, All Inputs Output Voltage Range, All Outputs Linear Output Current per Channel Integrated Voltage Noise, Referred to Input Filter Input Bias Current Total Harmonic Distortion at 1 MHz GBR/YPbPr CHANNEL DYNAMIC PERFORMANCE -1 dB Bandwidth Test Conditions/Comments Input referred, all channels except CV Input referred, CV Input Referred VS- - 0.1 VS+ - 0.6 VS- + 0.6 Min Typ 14 15 500 Max 35 48 Unit mV mV mV V V V mA Vrms A % MHz MHz MHz MHz MHz MHz dB dB dB ns ns ns ns MHz MHz dB ns ns dB dB % Degrees 0.8 2.0 7 VS+ - 0.5 75 125 35 100 9.5 V V A V ns ns A dB VS+ - 2.0 VS+ - 0.3 VS- + 0.3 30 500 6.3 0.01/0.07 28 15 8 35.5 18 9.5 -32 -68 86 21 6 13 23 8 9 -51 67 22.5 -72 77 0.11 0.25 IO = 30 mA, positive swing IO = 30 mA, negative swing All channels except CV All channels fC = 36 MHz, fC = 18 MHz/fC = 9 MHz Cutoff frequency select = 36 MHz Cutoff frequency select = 18 MHz Cutoff frequency select = 9 MHz Cutoff frequency select = 36 MHz Cutoff frequency select = 18 MHz Cutoff frequency select = 9 MHz f = 75 MHz f = 5 MHz, fC = 36 MHz f = 1 MHz, RSOURCE = 300 f = 5 MHz, fC = 36 MHz Cutoff frequency select = 36 MHz Cutoff frequency select = 18 MHz Cutoff frequency select = 9 MHz 9.5 -3 dB Bandwidth Out-of-Band Rejection Crosstalk Input MUX Isolation Propagation Delay Group Delay Variation 33.5 16 8 -27 Y/C SD CHANNEL DYNAMIC PERFORMANCE -1 dB Bandwidth -3 dB Bandwidth Out-of-Band Rejection Propagation Delay Group Delay Variation Crosstalk Input MUX Isolation Y/C, CV OUTPUT VIDEO PERFORMANCE Differential Gain Differential Phase CONTROL INPUT PERFORMANCE Input Logic 0 Voltage Input Logic 1 Voltage Input Bias Current DISABLE PERFORMANCE DISABLE Assert Voltage DISABLE Assert Time DISABLE De-Assert Time DISABLE Input Bias Current Input-to-Output Isolation--Disabled 8 f = 27 MHz f = 1 MHz f = 1 MHz f = 1 MHz, RSOURCE = 75 NTSC NTSC All inputs except DISABLE All inputs except DISABLE All inputs except DISABLE 45 Rev. 0 | Page 5 of 16 ADA4410-6 Parameter POWER SUPPLY Operating Range Quiescent Current Quiescent Current--Disabled PSRR, Positive Supply PSRR, Negative Supply Test Conditions/Comments Min 4.5 85 15 72 66 62 56 Typ Max 12 95 150 Unit V mA A dB dB dB dB All channels except CV CV channel All channels except CV CV channel 60 54 55 49 Rev. 0 | Page 6 of 16 ADA4410-6 ABSOLUTE MAXIMUM RATINGS Table 3. Parameter Supply Voltage Power Dissipation Storage Temperature Operating Temperature Range Lead Temperature Range (Soldering 10 sec) Junction Temperature Rating 12 V See Figure 2 -65C to +125C -40C to +85C 300C 150C Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability. The power dissipated in the package (PD) is the sum of the quiescent power dissipation and the power dissipated in the package due to the load drive for all outputs. The quiescent power is the voltage between the supply pins (VS) times the quiescent current (IS). The power dissipated due to load drive depends upon the particular application. For each output, the power due to load drive is calculated by multiplying the load current by the associated voltage drop across the device. The power dissipated due to all of the loads is equal to the sum of the power dissipations due to each individual load. RMS voltages and currents must be used in these calculations. Airflow increases heat dissipation, effectively reducing JA. Also, more metal directly in contact with the package leads from metal traces, through-holes, ground, and power planes reduces the JA. The exposed paddle on the underside of the package must be soldered to a pad on the PCB surface that is thermally connected to a copper plane in order to achieve the specified JA. Figure 2 shows the maximum safe power dissipation in the package vs. the ambient temperature for the 32-lead LFCSP (43C/W) on a JEDEC standard 4-layer board with the underside paddle soldered to a pad that is thermally connected to a PCB plane. JA values are approximations. 4.5 THERMAL RESISTANCE JA is specified for the worst-case conditions, that is, JA is specified for a device soldered in the circuit board with its exposed paddle soldered to a pad on the PCB surface that is thermally connected to a copper plane. Table 4. Thermal Resistance Package Type 5 mm x 5 mm, 32-Lead LFCSP JA 43 JC 5.1 Unit C/W Maximum Power Dissipation The maximum safe power dissipation in the ADA4410-6 package is limited by the associated rise in junction temperature (TJ) on the die. At approximately 150C, which is the glass transition temperature, the plastic changes its properties. Even temporarily exceeding this temperature limit may change the stresses that the package exerts on the die, permanently shifting the parametric performance of the ADA4410-6. Exceeding a junction temperature of 150C for an extended period of time can result in changes in the silicon devices potentially causing failure. MAXIMUM POWER DISSIPATION (W) 4.0 3.5 LFCSP 3.0 2.5 2.0 1.0 -40 -20 0 20 40 AMBIENT TEMPERATURE (C) 60 80 Figure 2. Maximum Power Dissipation vs. Temperature for a 4-Layer Board ESD CAUTION ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although this product features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality. Rev. 0 | Page 7 of 16 05265-002 1.5 ADA4410-6 PIN CONFIGURATION AND FUNCTION DESCRIPTIONS 32 1 25 24 PIN 1 INDICATOR ADA4410-6 (Not to Scale) 05265-003 8 9 17 16 Figure 3. 32-Lead LFCSP, Top View Table 5. Pin Function Descriptions Pin No. 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 Name Pb1/B1_HD GND Pr1/R1_HD F_SEL_A F_SEL_B Y2/G2_HD GND Pb2/B2_HD GND Pr2/R2_HD MUX_SD Y1_SD Y2_SD C1_SD C2_SD VCC VEE CV_OUT C_SD_OUT Y_SD_OUT G_SEL Pr/R_HD_OUT Pb/B_HD_OUT Y/G_HD_OUT VEE VCC DISABLE LEVEL2 LEVEL1 MUX_HD Y1/G1_HD GND Description Channel 1 Pb/B High Definition Input Signal Ground Reference Channel 1 Pr/R High Definition Input Filter Cutoff Select Input A Filter Cutoff Select Input B Channel 2 Y/G High Definition Input Signal Ground Reference Channel 2 Pb/B High Definition Input Signal Ground Reference Channel 2 Pr/R High Definition Input Standard Definition Input MUX Select Line Channel 1 Y Standard Definition Input Channel 2 Y Standard Definition Input Channel 1 C Standard Definition Input Channel 2 C Standard Definition Input Positive Power Supply Negative Power Supply Composite Video Output C Standard Definition Output Y Standard Definition Output Gain Select Pr/R High Definition Output Pb/B High Definition Output Y/G High Definition Output Negative Power Supply Positive Power Supply Disable/Power Down/Logic Reference DC Level Adjust Pin 2 DC Level Adjust Pin 1 High Definition Input MUX Select Line Channel 1 Y/G High Definition Input Signal Ground Reference Rev. 0 | Page 8 of 16 ADA4410-6 TYPICAL PERFORMANCE CHARACTERISTICS Unless otherwise noted, G = x2, RL = 150 , VO = 1.4 V p-p, VS = 5 V, TA = 25C. 9 6 3 0 -3 -6 -9 -12 -15 -18 -21 -24 -27 -30 -33 -36 -39 -42 -45 -48 1 15 12 9 6 3 0 -3 -6 -9 -12 -15 -18 -21 -24 -27 -30 -33 -36 -39 -42 -45 FC = 9MHz FC = 18MHz FC = 36MHz BLACK LINES: VS = +5V GRAY LINES: VS = 5V FC = 9MHz FC = 18MHz FC = 36MHz BLACK LINES: VS = +5V GRAY LINES: VS = 5V GAIN (dB) 05265-004 GAIN (dB) 10 FREQUENCY (MHz) 100 1 10 FREQUENCY (MHz) 100 Figure 4. Frequency Response vs. Power Supply and Cutoff Frequency (G = x2) 6.5 6.0 BLACK LINES: VS = +5V GRAY LINES: VS = 5V FC = 9MHz Figure 7. Frequency Response vs. Power Supply and Cutoff Frequency (G = x4) 12.5 12.0 BLACK LINES: VS = +5V GRAY LINES: VS = 5V FC = 9MHz FC = 18MHz 5.5 11.5 FC = 18MHz GAIN (dB) 5.0 4.5 4.0 3.5 3.0 1 10 FREQUENCY (MHz) GAIN (dB) FC = 36MHz 11.0 10.5 10.0 9.5 9.0 1 10 FREQUENCY (MHz) FC = 36MHz 05265-005 100 100 Figure 5. Frequency Response Flatness vs. Cutoff Frequency (G = x2) 9 6 3 0 -3 -6 -9 -12 -15 -18 -21 -24 -27 -30 -33 -36 -39 -42 -45 -48 1 10 FREQUENCY (MHz) Figure 8. Frequency Response Flatness vs. Cutoff Frequency (G = x4) 9 6 3 0 -3 -6 -9 -12 -15 -18 -21 -24 -27 -30 -33 -36 -39 -42 -45 -48 1 0.1V p-p 1.4V p-p 2.0V p-p FC = 9MHz FC = 18MHz FC = 36MHz FC = 18MHz FC = 9MHz FC = 36MHz GAIN (dB) GAIN (dB) 05265-053 100 10 FREQUENCY (MHz) 100 Figure 6. Frequency Response vs. Cutoff Frequency and Output Amplitude Figure 9. Frequency Response vs. Temperature and Cutoff Frequency Rev. 0 | Page 9 of 16 05265-017 +85C +25C -40C 05265-007 05265-006 ADA4410-6 100 90 80 -60 BLACK LINES: VS = +5V GRAY LINES: VS = 5V FC = 9MHz -65 -70 -75 BANDWIDTH 100kHz TO 4.2MHz NTC-7 WEIGHT GROUP DELAY (ns) 70 60 50 FC = 18MHz 40 30 FC = 36MHz 05265-008 NOISE (dB) -80 -85 -90 -95 -100 05265-020 20 10 1 10 FREQUENCY (MHz) -105 -110 0 1 2 3 FREQUENCY (MHz) 4 5 100 Figure 10. Group Delay vs. Frequency, Power Supply, and Cutoff Frequency -40 FC = 36MHz -40 Figure 13. CV Noise Spectrum CROSSTALK REFERRED TO INPUT (dB) -50 CROSSTALK REFERRED TO INPUT (dB) FC = 18MHz FC = 9MHz RSOURCE = 300 MUX INPUT 2 SELECTED -50 Y1, C1 SOURCE CHANNELS Y2 RECEPTOR CHANNEL -60 -70 -80 -90 -100 -110 0.1 RSOURCE = 300 Y1, Pb1 SOURCE CHANNELS Pr1 RECEPTOR CHANNEL 1 10 FREQUENCY (MHz) 100 -60 -70 -80 -90 C2 SOURCE CHANNELS Y2 RECEPTOR CHANNEL 05265-019 05265-018 -100 -110 0.1 1 10 FREQUENCY (MHz) 100 Figure 11. HD Channel Crosstalk vs. Frequency and Cutoff Frequency -40 -40 Figure 14. SD Channel Crosstalk vs. Frequency MUX ISOLATION REFERRED TO INPUT (dB) -50 FC = 36MHz -60 -70 -80 FC = 18MHz -90 FC = 9MHz 05265-013 MUX ISOLATION REFERRED TO INPUT (dB) RSOURCE = 300 UNSELECTED MUX IS DRIVEN UNSELECTED MUX IS DRIVEN -50 -60 RSOURCE = 300 -70 -80 RSOURCE = 75 -90 -100 -110 0.1 -110 0.1 1 10 FREQUENCY (MHz) 100 1 10 FREQUENCY (MHz) 100 Figure 12. HD MUX Isolation vs. Frequency and Cutoff Frequency Figure 15. SD MUX Isolation vs. Frequency and Source Resistance Rev. 0 | Page 10 of 16 05265-014 -100 ADA4410-6 -5 -15 -5 -15 PSRR REFERRED TO INPUT (dB) FC = 9MHz -25 FC = 18MHz -35 FC = 36MHz -45 -55 -65 -75 0.1 PSRR REFERRED TO INPUT (dB) FC = 9MHz -25 FC = 18MHz -35 -45 FC = 36MHz -55 -65 -75 0.1 1 10 FREQUENCY (MHz) 100 1 10 FREQUENCY (MHz) 100 Figure 16. Positive Supply PSRR vs. Frequency and Cutoff Frequency 3.5 3.3 3.1 Figure 19. Negative Supply PSRR vs. Frequency and Cutoff Frequency 3.5 3.3 3.1 OUTPUT VOLTAGE (V) G=4 VO = 1.4V p-p FC = 36MHz FC = 18MHz FC = 36MHz 2.9 2.7 FC = 18MHz OUTPUT VOLTAGE (V) 2.9 2.7 FC = 9MHz 2.5 2.3 2.1 1.9 05265-009 FC = 9MHz 2.5 2.3 2.1 1.9 1.7 200ns/DIV 1.5 05265-011 05265-012 1.7 200ns/DIV 1.5 Figure 17. Transient Response vs. Cutoff Frequency (G = x2) 3.5 3.3 Figure 20. Transient Response vs. Cutoff Frequency (G = x4) 6 2 x INPUT VOLTAGE 5 FC = 18MHz OUTPUT VOLTAGE (V) 3.1 1% (57ns) OUTPUT VOLTAGE (V) 2.9 2.7 2.5 2.3 2.1 4 FC = 36MHz 3 FC = 9MHz 2 1 2 x INPUT ERROR = 2 x INPUT - OUTPUT (0.5%/DIV) 0.5% (65ns) 1.9 1.7 OUTPUT 1.5 t=0 50ns/DIV 05265-010 0 200ns/DIV -1 Figure 18. Settling Time Figure 21. Overdrive Recovery vs. Cutoff Frequency NETWORK ANALYZER Tx 50 RL = 150 118 DUT 50 86.6 NETWORK ANALYZER Rx 50 05265-051 MINIMUM-LOSS MATCHING NETWORK LOSS CALIBRATED OUT Figure 22. Basic Test Circuit for Swept Frequency Measurements Rev. 0 | Page 11 of 16 05265-016 05265-015 ADA4410-6 THEORY OF OPERATION The ADA4410-6 is an integrated video filtering and driving solution that offers variable bandwidth to meet the needs of several different video formats. There are a total of five filter sections, three for component video and two for Y/C and composite video. The component video filters have switchable bandwidths for standard definition interlaced, progressive, and high definition systems. The Y/C channels have fixed 9 MHz 3 dB cutoff frequencies and include a summing circuit that feeds an additional buffer for a composite video output. Each filter section has a sixth-order Butterworth response that includes group delay optimization. The group delay variation from 100 kHz to 36 MHz in the 36 MHz section is 8 ns, which produces a fast settling pulse response. The ADA4410-6 is designed to operate in many different video environments. The supply range is 5 V to 12 V, single supply or dual supply, and requires a relatively low quiescent current of 15 mA per channel. In single-supply applications, the PSRR is greater than 70 dB, providing excellent rejection in systems with supplies that are noisy or underregulated. In applications where power consumption is critical, the part can be powered down to draw less than 10 A by pulling the DISABLE pin to the most positive rail. The ADA4410-6 is also well-suited for high encoding frequency applications because it maintains a stopband attenuation of 50 dB beyond 200 MHz. The ADA4410-6 is intended to take dc-coupled inputs from an encoder or other ground referenced video signals. The ADA4410-6 input is high impedance. No minimum or maximum input termination is required, although, input terminations above 1 k can degrade crosstalk performance at high frequencies. No clamping is provided internally. For applications where dc restoration is required, dual supplies work best. Using a termination resistance of less than a few hundred ohms to ground on the inputs and suitably adjusting the level shift circuitry provides precise placement of the output voltage. For single-supply applications (VS- = GND), the input voltage range extends from 100 mV below ground to within 2.0 V of the most positive supply. Each filter section has a 2:1 input multiplexer that includes level-shifting circuitry. The levelshifting circuitry adds a dc component to ground-referenced input signals so that they can be reproduced accurately without the output buffers hitting the negative rail. Because the filters have negative rail input and rail-to-rail output, dc level shifting is generally not necessary, unless accuracy greater than that of the saturated output of the driver is required at the most negative edge. This varies with load but is typically 100 mV in a dc-coupled, single-supply application. If ac coupling is used, the saturated output level is higher because the drivers have to sink more current on the low side. If dual supplies are used (VS- < GND), no level shifting is required. In dual-supply applications, the level shifting circuitry can be used to take a ground referenced signal and put the blanking level at ground while the sync level is below ground. The output drivers on the ADA4410-6 have rail-to-rail output capabilities. They provide either 6 dB or 12 dB of gain with respect to the ground pins. Gain is controlled by the external gain select pin. Each output is capable of driving two ac- or dccoupled 75 source-terminated loads. If a large dc output level is required while driving two loads, ac coupling should be used to limit the power dissipation. Input MUX isolation is primarily a function of the source resistance driving into the ADA4410-6. Higher resistances result in lower isolation over frequency, while a low source resistance, such as 75 , has the best isolation performance. In the SD channels, the isolation variation is most pronounced due to the stray capacitance that exists between the adjacent input pins. The HD input pins are not adjacent; therefore, this effect is less pronounced on the HD channels. See Figure 15 for a perform-ance comparison of the different source resistances feeding the SD inputs. Rev. 0 | Page 12 of 16 ADA4410-6 APPLICATIONS OVERVIEW With its high impedance multiplexed inputs and high output drive, the ADA4410-6 is ideally suited to video reconstruction and antialias filtering applications. The high impedance inputs give designers flexibility with regard to how the input signals are terminated. Devices with DAC outputs that feed the ADA4410-6 can be loaded in whatever resistance provides the best performance, and devices with voltage outputs can be optimally terminated as well. The ADA4410-6 outputs can each drive up to two source-terminated 75 loads and can therefore directly drive the outputs from set-top boxes, DVD players, and the like without the need for a separate output buffer. Binary control inputs are provided to select cutoff frequency, throughput gain, and input signal. These inputs are compatible with 3 V and 5 V TTL and CMOS logic levels, referenced to GND. The disable feature is asserted by pulling the DISABLE pin to the positive supply. A differential input, comprising of the LEVEL1 and LEVEL2 inputs, controls the dc level at the output pins. The output offset is nominally calculated as Table 6. Logic Pin Function Description DISABLE VS+ = Disabled GND = Enabled MUX_HD 1 = HD Channel 1 Selected 0 = HD Channel 2 Selected MUX_SD 1 = SD Channel 1 Selected 0 = SD Channel 2 Selected G_SEL 1 = x4 Gain 0 = x2 Gain CUTOFF FREQUENCY SELECTION Four combinations of cutoff frequencies are provided for the HD video signals. The cutoff frequencies have been selected to correspond with the most commonly deployed HD scanning systems. Selection between the cutoff frequency combinations is controlled by the logic signals applied to the F_SEL_A and F_SEL_B inputs. Table 7 summarizes cutoff frequency selection. Table 7. Filter Cutoff Frequency Selection F_SEL_A 0 0 1 1 F_SEL_B 0 1 0 1 Y/G Cutoff (MHz) 36 36 18 9 Pb/B Cutoff (MHz) 36 18 18 9 Pr/R Cutoff (MHz) 36 18 18 9 VOS (OUT ) = (LEVEL2 - LEVEL1)(G) where LEVEL2 and LEVEL1 are the voltages applied to the respective inputs and G is throughput gain. (1) OUTPUT DC OFFSET CONTROL The LEVEL1 and LEVEL2 inputs work as a differential input-referred output offset control. In other words, the output offset voltage of a given channel (with the exception of the CV channel) is equal to the difference in voltage between the LEVEL2 and LEVEL1 inputs, multiplied by the overall filter gain. This relationship is expressed in Equation 1. For example, with the G_SEL input set for x2 gain, setting LEVEL2 to 300 mV and LEVEL1 to 0 V shifts the offset voltages at the ADA4401-6 outputs to 600 mV. This particular setting can be used in most single-supply applications to keep the output swings safely above the negative supply rail. The CV output is developed by passively summing the Y and C outputs that have passed through their respective output gain stages, then multiplying this sum by a factor of two to obtain the output (see Figure 1). The offset of this output is therefore equal to two times that of the other outputs. Because of this, in many cases it is necessary to ac-couple the CV output or ensure that it is connected to an input that is ac-coupled. This is generally not an issue because it is common practice to employ ac coupling on composite video inputs. The maximum differential voltage that can be applied across the LEVEL1 and LEVEL2 inputs is 500 mV. From a single-ended standpoint, the LEVEL1 and LEVEL2 inputs have the same range as the filter inputs. See the Specifications tables for the limits. The LEVEL1 and LEVEL2 inputs must each be bypassed to GND with a 0.1 F ceramic capacitor. MULTIPLEXER SELECT INPUTS Selection between the two multiplexer inputs is controlled by the logic signals applied to the MUX_SD and MUX_HD inputs. The MUX_SD input controls the standard definition (SD) inputs, and the MUX_HD input controls the high definition (HD) inputs. Table 6 summarizes the multiplexer operation. GAIN SELECT The throughput gain of the ADA4410-6 signal paths can either be x2 or x4. Gain selection is controlled by the logic signal applied to the G_SEL pin. Table 6 summarizes how the gain is selected. DISABLE The ADA4410-6 includes a disable feature that can be used to save power when a particular device is not in use. As indicated in the Overview section, the disable feature is asserted by pulling the DISABLE pin to the positive supply. Table 6 summarizes the disable feature operation. The DISABLE pin also functions as a reference level for the logic inputs and, therefore, must be connected to ground when the device is not disabled. Rev. 0 | Page 13 of 16 ADA4410-6 In single-supply applications, a positive output offset must be applied to keep the negative-most excursions of the output signals above the specified minimum output swing limit. Figure 23 and Figure 24 illustrate several ways to use the LEVEL1 and LEVEL2 inputs. Figure 23 shows an example of how to generate fully adjustable LEVEL1 and LEVEL2 voltages from 5 V supplies. Figure 24 illustrates an effective way to produce a 600 mV output offset voltage in a single-supply application. Although the LEVEL1 input could simply be connected to GND, Figure 24 includes bypassed resistive voltage dividers for each input so that the input levels can be changed, if necessary. Additionally, many in-circuit testers require that I/O signals not be tied directly to the supplies or GND. DNP indicates do not populate. DUAL SUPPLY +5V 9.53k 1k 9.53k -5V LEVEL1 0.1F 9.53k -5V +5V 9.53k 1k LEVEL2 0.1F INPUT AND OUTPUT COUPLING Inputs to the ADA4410-6 are normally dc-coupled. Ac coupling the inputs is not recommended; however, if ac coupling is necessary, a suitable resistive network must be provided following the ac coupling element to provide proper level shifting and bias currents for the ADA4410-6 input stages. The ADA4410-6 outputs can be either ac- or dc-coupled. As discussed in the Output DC Offset Control section, the CV output offset is different than the other outputs and is generally ac-coupled. PRINTED CIRCUIT BOARD LAYOUT As with all high speed applications, attention to printed circuit board layout is of paramount importance. Standard high speed layout practices should be adhered to when designing with the ADA4410-6. A solid ground plane is recommended, and surface-mount ceramic power supply decoupling capacitors should be placed as close as possible to the supply pins. All of the ADA4410-6 GND pins should be connected to the ground plane with traces that are as short as possible. Controlled impedance traces of the shortest length possible should be used to connect to the signal I/O pins and should not pass over any voids in the ground plane. A 75 impedance level is typically used in video applications. All signal outputs of the ADA4410-6 should include series termination resistors when driving transmission lines. When the ADA4410-6 receives its inputs from a device with current outputs, the required load resistor value for the output current is most often different from the characteristic impedance of the signal traces. In this case, if the interconnections are sufficiently short (<< 0.1 wavelength), the trace does not have to be terminated in its characteristic impedance. Figure 25 shows an example in which the ADA4410-6 input originates from DACs that require 300 load resistors. Traces of 75 can be used in this instance, provided their lengths are an inch or two at the most. This is easily achieved because the ADA4410-6 and the device feeding it are usually adjacent to each other, and connections can be made that are less than one inch in length. SINGLE SUPPLY +5V 9.09k 1k LEVEL1 0.1F +5V 9.09k 1k LEVEL2 0.1F 05265-048 05265-049 Figure 23. Generating Fully Adjustable Output Offsets +5V DNP LEVEL1 0 DNP +5V 10k LEVEL2 634 0.1F Figure 24. Setting Output Offsets to 600 mV on a Single Supply Rev. 0 | Page 14 of 16 ADA4410-6 VIDEO ENCODER RECONSTRUCTION FILTER The ADA4410-6 is easily applied as a reconstruction filter at the DAC outputs of a video encoder. Figure 25 illustrates how to use the ADA4410-6 in this type of application with an ADV7314 video encoder in a single-supply application with accoupled outputs. NOTE: EACH POWER SUPPLY PIN MUST HAVE ITS OWN DECOUPLING NETWORK 2.5V (ANALOG) 2.5V (DIGITAL) 2.5V/3.3V (DIGITAL I/O) 5k 1.1k 0.01F 0.1F 41 DEVICE ADDRESS SELECT 5V (ANALOG) 0.1F 0.1F DNP* 10k 634 28 16 26 0.1F 45 0.1F 36 0.01F 10, 56 0.1F VCC 5k 0.01F 0.1F 0 0.1F 29 AD1580 0.1F 4.7k RESET 820pF 4.7k 3.5pF 2-9, 12, 13 DIGITAL VIDEO BUSES 4.7F VAA COMP1 46 VREF COMP2 VDD 1 VDD_IO VCC LEVEL2 LEVEL1 33 + RESET I2 C SCLK 19 22 5k 100 100 5k DNP* I2 C BUS BINARY CONTROL INPUTS 27 21 11 30 4 5 ADA4410-6 DISABLE G_SEL MUX_SD MUX_HD F_SEL_A F_SEL_B Y1_SD Y2_SD C1_SD C2_SD Y1/G1_HD Y2/G2_HD Pb1/B1_HD Pb2/B2_HD Pr1/R1_HD Pr2/R2_HD GND 2, 7, 9, 32 SDA 21 34 CV_OUT 18 75 220F EXT_LF ALSB 20 ADV7314 Y9-Y0 DAC A 44 NC Y_SD_OUT 20 75 220F DAC B 43 14-18, 26-30 C9-C0 DAC C 42 51-55, 58-62 S9-S0 32 63 23 24 12 C_SD_OUT 19 75 0.1F 300 13 14 Y/G_HD_OUT 24 75 220F 300 DAC D 39 300 DAC E 38 300 DAC F 37 15 31 6 1 8 3 PIXEL CLOCKS CLKIN_A CLKIN_B Pb/B_HD_OUT 23 75 220F SYNC AND BLANKING SIGNALS P_HSYNC P_VSYNC 25 P_BLANK 50 49 Pr/R_HD_OUT 22 75 220F MULTIFUNCTIONAL INPUT S_HSYNC S_VSYNC 48 S_BLANK 31 RTC_SCR_TR GND_IO 64 300 RSET1 RSET2 DGND 11, 57 47 35 10 3.04k 3.04k CHANNEL 2 VIDEO INPUTS VEE 17, 25 AGND 40 Figure 25. The ADA4410-6 Applied as a Reconstruction Filter Following the ADV7314 Rev. 0 | Page 15 of 16 05265-050 *DO NOT POPULATE ADA4410-6 OUTLINE DIMENSIONS 5.00 BSC SQ 0.60 MAX 0.60 MAX 25 24 32 1 PIN 1 INDICATOR PIN 1 INDICATOR TOP VIEW 4.75 BSC SQ 0.50 BSC EXPOSED PAD (BOTTOM VIEW) 3.45 3.30 SQ 3.15 8 0.50 0.40 0.30 17 16 9 0.25 MIN 3.50 REF 12 MAX 0.80 MAX 0.65 TYP 0.05 MAX 0.02 NOM 1.00 0.85 0.80 SEATING PLANE 0.30 0.23 0.18 0.20 REF COPLANARITY 0.08 COMPLIANT TO JEDEC STANDARDS MO-220-VHHD-2 Figure 26. 32-Lead Lead Frame Chip Scale Package [VQ_LFCSP] 5 mm x 5 mm Body, Very Thin Quad (CP-32-3) Dimensions shown in millimeters ORDERING GUIDE Model ADA4410-6ACPZ-R21 ADA4410-6ACPZ-R71 ADA4410-6ACPZ-RL1 Temperature Range -40C to +85C -40C to +85C -40C to +85C Package Description 32-Lead Lead Frame Chip Scale Package (VQ_LFCSP) 32-Lead Lead Frame Chip Scale Package (VQ_LFCSP) 32-Lead Lead Frame Chip Scale Package (VQ_LFCSP) Package Option CP-32-3 CP-32-3 CP-32-3 1 Z = Pb-free part. (c) 2005 Analog Devices, Inc. All rights reserved. Trademarks and registered trademarks are the property of their respective owners. D05265-0-1/05(0) Rev. 0 | Page 16 of 16 This datasheet has been download from: www..com Datasheets for electronics components. |
Price & Availability of ADA4410-6ACPZ-RL
 |
|
|
|
|
All Rights Reserved © IC-ON-LINE 2003 - 2022 |
| [Add Bookmark] [Contact Us] [Link exchange] [Privacy policy] |
|
Mirror Sites : [www.datasheet.hk]
[www.maxim4u.com] [www.ic-on-line.cn]
[www.ic-on-line.com] [www.ic-on-line.net]
[www.alldatasheet.com.cn]
[www.gdcy.com]
[www.gdcy.net] |